PLFM_RADAR/docs/bring-up.html at main · NawfalMotii79/PLFM_RADAR · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <title>AERIS-10 Docs | Bring-Up</title>
  <link rel="stylesheet" href="assets/style.css">
</head>
<body>
  <header class="topbar">
    <div class="container nav">
      <a class="brand" href="index.html">AERIS-10 Docs</a>
      <nav>
        <a href="architecture.html">Architecture</a>
        <a href="implementation-log.html">Implementation Log</a>
        <a href="bring-up.html">Bring-Up</a>
        <a href="reports.html">Reports</a>
        <a href="release-notes.html">Release Notes</a>
      </nav>
    </div>
  </header>

  <main class="container page">
    <section class="hero">
      <p class="eyebrow">Execution Checklist</p>
      <h1>Hardware Bring-Up Plan</h1>
      <p>Pre-arrival completeness gates, board-day smoke tests, and fault-localization rules for the first FPGA module and carrier-board sessions.</p>
      <div class="cta-row">
        <a class="button" href="board-day-worksheet.html">Open Board-Day Worksheet</a>
        <a class="button ghost" href="reports.html">Open Artifact Inventory</a>
      </div>
    </section>

    <section class="card" style="margin-top:0.8rem;">
      <h2>Pre-arrival completeness gates</h2>
      <div class="table-wrap">
        <table>
          <thead>
            <tr>
              <th>Gate</th>
              <th>Objective</th>
              <th>Pass Criteria</th>
              <th>Evidence</th>
            </tr>
          </thead>
          <tbody>
            <tr><td>1</td><td>Freeze known-good firmware and bitstream baselines</td><td>Tracked commit, named artifact set, and repeatable programming flow are available</td><td>Git commit, bitstream path, reports, programming TCL; heartbeat image at <code>docs/artifacts/te0713-te0701-heartbeat-2026-03-21.bit</code>; FT601 integration dev image at <code>docs/artifacts/te0713-te0701-umft601x-dev-2026-03-21.bit</code> (WNS +0.059 ns, timing clean)</td></tr>
            <tr><td>2</td><td>Preserve clean implementation constraints</td><td>Positive WNS/WHS/WPWS, XDCB-5 cleared, only documented methodology residue remains</td><td>Timing summary and methodology report</td></tr>
            <tr><td>3</td><td>Keep regressions green before board arrival</td><td>MCU host tests and FPGA regression/integration suites pass on the tracked tree</td><td>15/15 MCU and 18/18 FPGA logs</td></tr>
            <tr><td>4</td><td>Make first-power-on behavior observable</td><td>Clock, LO, beamformer, PA, and USB status can be identified from logs or status outputs</td><td>DIAG coverage, status fields, ILA/debug plan</td></tr>
            <tr><td>5</td><td>Prepare board-arrival execution checklist</td><td>Power order, abort criteria, and host-side capture steps are written and reviewed</td><td>This page plus reports and scripts references</td></tr>
            <tr><td>6</td><td>Document unresolved pre-hardware risks</td><td>Open issues are explicitly listed so Day-0 findings are interpreted correctly</td><td>Known-open-risks section below</td></tr>
          </tbody>
        </table>
      </div>
    </section>

    <section class="grid-2" style="margin-top:0.8rem;">
      <article class="card">
        <h2>Board-arrival smoke test</h2>
        <ol>
          <li>Inspect carrier defaults, regulator enables, jumpers, and any board-level clock source selections before power is applied.</li>
          <li>Power the carrier and module in the safest configuration with RF transmit paths disabled and document current draw immediately.</li>
          <li>Run the FPGA programming flow, verify JTAG enumeration, and confirm DONE and INIT_COMPLETE from the hardware manager script.</li>
          <li>Check deterministic reset release and heartbeat/status outputs before enabling any analog or RF-dependent function.</li>
          <li>Bring up MCU firmware logging, confirm AD9523 status pins, LO initialization results, and beamformer communication readback.</li>
          <li>Use the debug-capable FPGA image and probes to confirm raw ADC, DDC, matched-filter, and USB-path activity in that order.</li>
          <li>Exercise the FT601 path with known framing expectations before any long-duration streaming test.</li>
          <li>Only after all previous steps pass, begin PA bias, calibration, and higher-risk RF activation.</li>
        </ol>
      </article>
      <article class="card">
        <h2>Abort criteria</h2>
        <ul>
          <li>Stop immediately on unexpected rail current, regulator instability, or thermal rise beyond the planned idle envelope.</li>
          <li>Do not continue past LO bring-up if the lock GPIOs or lock-status reads disagree repeatedly.</li>
          <li>Stop RF activation if beamformer scratchpad/readback checks fail on any device.</li>
          <li>Do not continue USB stress testing if framing, backpressure, or bus-direction behavior is inconsistent.</li>
          <li>Revert to the heartbeat or debug image if reset sequencing or clock presence is ambiguous.</li>
          <li>Keep the production-target constraints and pinout source untouched while bring-up-specific targets are being adjusted.</li>
        </ul>
      </article>
    </section>

    <section class="card" style="margin-top:0.8rem;">
      <h2>First-power-on observability targets</h2>
      <div class="table-wrap">
        <table>
          <thead>
            <tr>
              <th>Subsystem</th>
              <th>What must be visible</th>
              <th>Expected evidence</th>
            </tr>
          </thead>
          <tbody>
            <tr><td>FPGA configuration</td><td>JTAG enumeration, DONE, INIT_COMPLETE, optional ILA probe presence</td><td>program_fpga.tcl summary and hardware-manager status</td></tr>
            <tr><td>Clocking</td><td>AD9523 status pins and deterministic downstream reset release</td><td>DIAG clock messages and status GPIO snapshots</td></tr>
            <tr><td>LO chain</td><td>ADF4382A init status, timed-sync path status, TX/RX lock state</td><td>USART3 DIAG log plus lock GPIO behavior</td></tr>
            <tr><td>Beamformer control</td><td>Per-device communication sanity and basic temperature readback</td><td>ADAR1000 scratchpad/readback and temperature prints</td></tr>
            <tr><td>PA biasing</td><td>DAC/ADC bring-up progression and IDQ calibration convergence bounds</td><td>Per-channel PA DIAG output with stop conditions</td></tr>
            <tr><td>FPGA data path</td><td>ADC, DDC, matched-filter, and USB-path activity in sequence</td><td>ILA captures and system status outputs</td></tr>
            <tr><td>USB/FT601 link</td><td>Stable framing, no obvious underrun/backpressure surprises, host decode sanity</td><td>Host capture script output and stable packet boundaries</td></tr>
          </tbody>
        </table>
      </div>
    </section>

    <section class="grid-2" style="margin-top:0.8rem;">
      <article class="card">
        <h2>Required artifacts before hardware arrives</h2>
        <ul>
          <li>Named firmware baseline commit and build instructions for the MCU image.</li>
          <li>Named FPGA baseline bitstream and matching `.ltx` probes file for debug sessions; current low-risk heartbeat artifact is <code>docs/artifacts/te0713-te0701-heartbeat-2026-03-21.bit</code>.</li>
          <li>Current production-target XDC, timing summary, and methodology report.</li>
          <li>Programming and debug TCL scripts for baseline and debug images.</li>
          <li>Regression evidence for the tracked branch: MCU host suite and FPGA regression/integration suite.</li>
          <li>Day-0 measurement sheet covering supply currents, temperatures, and observed status outputs.</li>
        </ul>
        <p><a class="button ghost" href="reports.html">View concrete artifact inventory</a></p>
      </article>
      <article class="card">
        <h2>Host-side tools and workflows</h2>
        <ul>
          <li>JTAG programming workflow using the checked-in Vivado TCL scripts and the TE0713 heartbeat baseline built on 2026-03-21.</li>
          <li>Serial capture on USART3 with timestamps preserved for bring-up logs.</li>
          <li>FT601 or host-side USB capture/decoder workflow to validate framing and payload stability.</li>
          <li>ILA capture workflow for raw ADC, DDC, matched-filter, and USB-domain checkpoints.</li>
          <li>Repeatable checklist for baseline image, debug image, and rollback image selection.</li>
        </ul>
        <p><a class="button ghost" href="board-day-worksheet.html">Open printable worksheet</a></p>
      </article>
    </section>

    <section class="card" style="margin-top:0.8rem;">
      <h2>Known open risks before board arrival</h2>
      <div class="table-wrap">
        <table>
          <thead>
            <tr>
              <th>Risk</th>
              <th>Current state</th>
              <th>Day-0 handling</th>
            </tr>
          </thead>
          <tbody>
            <tr><td>Residual FT601 methodology warning</td><td>Production-target XDC cleanup is validated, but one `ft601_txe` methodology residue remains documented.</td><td>Treat as a known observation item and verify real FT601 status behavior before attempting deeper constraint churn.</td></tr>
            <tr><td>RF control-path realism</td><td>Firmware sequencing and diagnostics improved, but LO sync, phase behavior, and beamformer control still require physical validation.</td><td>Use readback-first bring-up and do not assume analog behavior from simulation or logs alone.</td></tr>
            <tr><td>Prototype-grade top-level functional assumptions</td><td>The active FPGA baseline is regression-clean, but some radar-function behavior still needs real-board confirmation under actual I/O conditions.</td><td>Validate each data-path stage incrementally with ILA and host captures before full streaming claims.</td></tr>
            <tr><td>PA calibration boundaries</td><td>IDQ calibration logic is much safer than before, but real-device convergence and margin limits are not yet board-proven.</td><td>Use conservative limits, observe every channel, and stop on abnormal current or non-convergent channels.</td></tr>
            <tr><td>Board-specific integration unknowns</td><td>Carrier/module interaction, rails, clocks, and connector assumptions remain partially unproven until first assembly.</td><td>Begin with the tracked TE0713/TE0701 heartbeat image and configuration checks before enabling higher-energy subsystems.</td></tr>
          </tbody>
        </table>
      </div>
    </section>
  </main>

  <footer class="footer">
    <div class="container"><p>This page is the operational source of truth for pre-arrival readiness and first-power-on execution.</p></div>
  </footer>
</body>
</html>