Skip to content

Latest commit

 

History

History

Folders and files

NameName
Last commit message
Last commit date

parent directory

..
 
 
 
 
 
 

README.md

Isle Chapter 1 - Display

These Verilog designs accompany Display, chapter 1 of Building Isle.

See boards for build and programming instructions.

Verilog Modules

The chapter 1 design uses the following Verilog modules:

  • book/ch01/ch01.v
  • gfx/display.v
  • gfx/tmds_encoder.v (not used by Verilator sim)

Each board has its own top module plus relevant architecture-specific modules under arch/ecp5 and arch/xc7; check board make/build files for details.