Differential lines with lumped ports #180
Replies: 3 comments 7 replies
-
|
Hi Nico, I think the setup with lumped ports at some distance from the boundary makes no sense if the line extends beyond the ports to the boundary. In that case, excitation and measurement plane are placed somewhere "inside" the line, and the signal propagates to left and right from the port. I would draw the line between the ports only, and use the port resistors for termination. This is one on your testcases, can you post that model here so that we can have a look? |
Beta Was this translation helpful? Give feedback.
-
|
If you have doubts about using a differential excitation directly, you can check the results against the following brute-force solution to measure differential pairs with single-ended excitation - which is guaranteed to work. It's how you would do the job with a two-port VNA.
Update: Since a differential pair is both symmetric and reciprocal, you only need to do half of those measurements and manually fill in the gaps. |
Beta Was this translation helpful? Give feedback.
-
|
@VolkerMuehlhaus Indeed, the impedance mismatch was the reason again. When I change the value to 132 ohms (in my case), I get a nearly straight line.
Is that Keysight ADS you're using there, BTW? @biergaizi Ah, good idea. Didn't think of that. It would be best if everything was possible within the "normal", but for automating that later from the PCB export it would definitely be a great option. Especially with the hint from @VolkerMuehlhaus that this terminates the common mode correctly. Meanwhile, I'm playing with some vias on the line. I changed over the lines and the ground layer to the other side of the substrate midway, and after adjusting the mesh I get my waves to pass down to the other side of the PCB:
Impedance would also appear to make sense to me. Plot with 132 ohm feed: Just a small change on the feed impedance makes the S11 dip instantly: When I correct it upwards, there's a similar effect. Actually, there now should not be a "sweet spot" if I'm not mistaken - is that correct? We don't have a homogenous line as before, but different impedances one after another, the waves could get reflected on the top/bottom transition. So the next point for that example would be to adjust the via diameter and the ground spacing on the bottom of the PCB if one would prefer a perfect match. |
Beta Was this translation helpful? Give feedback.










Uh oh!
There was an error while loading. Please reload this page.
-
Hey everybody!
I'm going to simulate a more complex microstrip structure with multiple layers and vias. However, the results seemed a bit too small for me as I'm opting for a 100 ohms differential impedance. To start small again now, I began constructing a piece of coupled microstrip line to start off getting the excitation and impedance plot right. However, it seems that I failed already there, as I get results around 55 ohms, while the calculator tool TX-Line tells me I should have around 165.
For a start, it seems like I already got the excitation correct (sort of); Current is travelling along the traces in opposing directions.

However, I still get values that are far too small when simulating against PMLs at the start and end of the line:

Even pushing the ports further inside the model and increasing the resolution from Lambda/50 to higher values and finally even Lambda/400 only made the impedance a small bit faster (and brought me to 10+ times the simulation time):

When I configure the simulation for using resistive ports and don't let the traces end in the PML, it looks like this:

...which would make more sense to me. Big mismatch in impedance, so we have a periodic imaginary overlay on the impedance plot.
The model is mostly based on the CPW_Line example, but with the ports changed to Lumped Ports instead of the CPW Ports. Maybe that's the problem. But I don't know if I can easily work with the CPW Ports here, as the single traces will be on different layers of the PCB later.
Is it necessary to excite the single traces against ground? In theory, for a symmetrical design, there should be a 0-Volt-Potential on GND all the time.
You can find the model here. For the 2nd plot, just change line 26 to
if 1.thanks a lot in advance and have a great rest of the week,
Nico
Beta Was this translation helpful? Give feedback.
All reactions