Skip to content

Actions: OpenXiangShan/difftest

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
2,500+ workflow runs
2,500+ workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Copilot code review Copilot code review #9: by Copilot AI
4m 2s refs/pull/850/head
refs/pull/850/head
4m 2s
refactor(SBuffer, StoreDifftest): move diff store CI #3067: Pull request #850 opened by skyhgzsh
20m 16s skyhgzsh:skyhgzsh-perf
skyhgzsh:skyhgzsh-perf
20m 16s
refactor(SBuffer, StoreDifftest): move diff store format #1812: Pull request #850 opened by skyhgzsh
37s skyhgzsh:skyhgzsh-perf
skyhgzsh:skyhgzsh-perf
37s
Nightly Regression Nightly Regression #523: Scheduled
13m 11s master
master
13m 11s
fix(fpga): support no-diff without specified ref-so format #1811: Pull request #849 opened by klin02
54s fix-nodiff
fix-nodiff
54s
fix(fpga): support no-diff without specified ref-so CI #3066: Pull request #849 opened by klin02
18m 46s fix-nodiff
fix-nodiff
18m 46s
XiangShan Nightly Regression XiangShan Nightly Regression #55: Scheduled
6h 9m 25s master
master
6h 9m 25s
FPGA Nightly Regression FPGA Nightly Regression #127: Scheduled
5m 1s master
master
5m 1s
refactor(difftest): pipeline gateway stages with DecoupleIO (#802) CI #3065: Commit c2d24d5 pushed by klin02
21m 0s master
master
21m 0s
feat(query): add batch tables to query db (#846) CI #3064: Commit 64a81d5 pushed by klin02
19m 24s master
master
19m 24s
refactor(difftest): pipeline gateway stages with DecoupleIO CI #3063: Pull request #802 synchronize by klin02
21m 15s pipeline
pipeline
21m 15s
refactor(difftest): pipeline gateway stages with DecoupleIO format #1810: Pull request #802 synchronize by klin02
36s pipeline
pipeline
36s
fix(fpga_sim): extend xdma !tready after tlast (#848) CI #3062: Commit 3493357 pushed by klin02
20m 30s master
master
20m 30s
fix(fpga_sim): extend xdma !tready after tlast format #1809: Pull request #848 opened by klin02
41s xdma-ready
xdma-ready
41s
fix(fpga_sim): extend xdma !tready after tlast CI #3061: Pull request #848 opened by klin02
22m 9s xdma-ready
xdma-ready
22m 9s
Nightly Regression Nightly Regression #522: Scheduled
13m 28s master
master
13m 28s
XiangShan Nightly Regression XiangShan Nightly Regression #54: Scheduled
2h 55m 43s master
master
2h 55m 43s
FPGA Nightly Regression FPGA Nightly Regression #126: Scheduled
29m 20s master
master
29m 20s
Nightly Regression Nightly Regression #521: Scheduled
12m 49s master
master
12m 49s
XiangShan Nightly Regression XiangShan Nightly Regression #53: Scheduled
2h 49m 13s master
master
2h 49m 13s
FPGA Nightly Regression FPGA Nightly Regression #125: Scheduled
29m 30s master
master
29m 30s
Nightly Regression Nightly Regression #520: Scheduled
12m 6s master
master
12m 6s
XiangShan Nightly Regression XiangShan Nightly Regression #52: Scheduled
4h 4m 49s master
master
4h 4m 49s
FPGA Nightly Regression FPGA Nightly Regression #124: Scheduled
30m 5s master
master
30m 5s
Nightly Regression Nightly Regression #519: Scheduled
12m 57s master
master
12m 57s
⚡