Commit fa18d5f
committed
chore: place init_flash after init_core
First, this does not introduce any functional changes.
Second, the reason for this modification is that with the
introduction of OpenXiangShan/XiangShan#4626,
the simulation output includes some less elegant messages:
Using simulated 32768B flash
Core 0's Commit SHA is: 6683fc49ec, dirty: 1
Using simulated 8386560MB RAM
This change makes the output look better.1 parent 826fe99 commit fa18d5f
1 file changed
+3
-2
lines changed| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
377 | 377 | | |
378 | 378 | | |
379 | 379 | | |
380 | | - | |
381 | | - | |
382 | 380 | | |
383 | 381 | | |
384 | 382 | | |
| |||
401 | 399 | | |
402 | 400 | | |
403 | 401 | | |
| 402 | + | |
| 403 | + | |
| 404 | + | |
404 | 405 | | |
405 | 406 | | |
406 | 407 | | |
| |||
0 commit comments