Skip to content

feat(ci): add workflow dispatch for STA timing analysis CI#817

Open
xiaokamikami wants to merge 2 commits intomasterfrom
sta_ci
Open

feat(ci): add workflow dispatch for STA timing analysis CI#817
xiaokamikami wants to merge 2 commits intomasterfrom
sta_ci

Conversation

@xiaokamikami
Copy link
Copy Markdown
Member

test

@xiaokamikami xiaokamikami force-pushed the sta_ci branch 11 times, most recently from 388270b to 1f383f5 Compare January 29, 2026 08:29
# 12:00 UTC == 20:00 UTC+8
- cron: '00 12 * * *'
workflow_dispatch:
pull_request:
Copy link
Copy Markdown
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Remove it after test.


# Set SDC file
if [ -z "$SDC_FILE" ]; then
SDC_FILE="${YOSYS_STA_DIR}/scripts/default.sdc"
Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Note: The default SDC in yosys-sta may not be sufficient for complex processors like XiangShan. If we want a more accurate STA evaluation, we may need to add additional delay constraints on the input and output ports in the SDC.

Copy link
Copy Markdown
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

We only want to conduct timing analysis on the modules on the diffftest side, in order to ensure that the difftest code can be synthesized on the FPGA.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants