Skip to content

feat(SIM): Speed up sim using hier and PGO#3

Open
FurryAcetylCoA wants to merge 1 commit intoWolf-Tungsten:xs-subfrom
FurryAcetylCoA:fast-sim
Open

feat(SIM): Speed up sim using hier and PGO#3
FurryAcetylCoA wants to merge 1 commit intoWolf-Tungsten:xs-subfrom
FurryAcetylCoA:fast-sim

Conversation

@FurryAcetylCoA
Copy link
Copy Markdown
Contributor

csrc/app/ provides a simple workload for PGO
default to use Hierarchical Verilation, reduce Verilation time from hours to ~5min
turn off wave by default
quiet the build output during making verilated objects
add llvm-bolt for PGO. Compared to compiler's PGO, llvm-bolt has much reduced PGO build time for large project. run ~2.5x faster

csrc/app/ provides a simple workload for PGO
default to use Hierarchical Verilation, reduce Verilation time from
hours to ~5min
turn of wave by default
quiet the build output during making verilated objects
add llvm-bolt for PGO. Compared to compiler's PGO, llvm-bolt has much
reduced PGO build time for large project
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant