Skip to content
View gkaur-sys's full-sized avatar

Block or report gkaur-sys

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Verilog-FPGA-Lab-Experiments Verilog-FPGA-Lab-Experiments Public

    This repository includes complete Verilog implementations, testbenches, waveforms, and FPGA synthesis files for various digital circuits: combinational logic, multiplexers, ripple carry adders, ALU…

    Verilog

  2. Digital-Design-Fundamentals Digital-Design-Fundamentals Public

    A comprehensive Verilog HDL repository covering digital design fundamentals including combinational logic, sequential circuits, FSM design, memory modeling, and multiple abstraction levels (behavio…

    Verilog