Add SAI clock gates, Audio PLL config, and SAI resources in BSP#184
Merged
mciantyre merged 1 commit intomciantyre:masterfrom Mar 10, 2026
Merged
Add SAI clock gates, Audio PLL config, and SAI resources in BSP#184mciantyre merged 1 commit intomciantyre:masterfrom
mciantyre merged 1 commit intomciantyre:masterfrom
Conversation
Contributor
Author
|
Apparently I still haven't upgraded my rust toolchain! |
tacertain
force-pushed
the
expose-sai
branch
4 times, most recently
from
1cf5f2f to
32682aa
Compare
Contributor
Author
|
OK. I'm done. Ready for review |
mciantyre
approved these changes
Mar 10, 2026
Enable SAI1-3 clock gates, configure Audio PLL (PLL4) for 44.1 kHz sample rates, and expose sai1/sai2/sai3 register blocks in board Resources. Update toolchain - fix new clippy errors Co-Authored-By: Claude Sonnet 4.6 <noreply@anthropic.com>
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Enable SAI1-3 clock gates, configure Audio PLL (PLL4) for 44.1 kHz sample rates, and expose sai1/sai2/sai3 register blocks in board Resources. Addresses issue #182.